

#### DfM @ IBM: status, challenges, opportunities

#### 'Integrated Modeling Process and Computation for Technology' Seminar

#### Lars Liebmann et al., IBM



© 2009 IBM Corporation

	_	
	_	
_		

Industry is in dire need of design-technology co-optimization. Current DfM proposals fundamentally can't work. Industry is in no position to invent revolutionary DfM.

If we continue to try to milk established solutions we will fail.

Industry-Academia collaborations are in the best position to seed innovation.

Discuss these views, brainstorm on potential solutions, do the research.

Benefit: there may still be a Semiconductor industry to graduate into.

#### Scaling through 'Discontinuous Innovation' 32nm, '09 Node, Year 90nm, '03 65nm, '05 22nm, '11 15nm, '13 45nm, '07 Pitch 250nm 140nm 100nm 200nm ~70nm ~50nm 193nm λ 1.35 NA .75 .85 1.2 .25 **k**₁ .5 .44 .44 .35 **Optical Proximity Correction** off-axis illumination with assist features Common water immersion Patterning double patterning **Solutions Source-Mask** Optimization SIT strained silicon air-gap metallization Common Process high-k metal gate Solutions innovative interconnect fin-FET © 2009 IBM Corporation 3 DfM @ IBM Lars Liebmann

_		
	_	
	_	

### DfM (Design for *Manufacturability*):

# process-aware actions taken in design to improve power/performance/yield/area/time-to-market

VS

MfD (Manufacturing for *Designability*): design-aware actions taken in manufacturing to improve power/performance/yield/area/time-to-market

#### Terminology: 'Design' vs 'Manufacturing'



#### DfM vs MfD





#### **Technology Node Timeline**



TMR-3yrs	TMR-2yrs	TMR-1yr	TMR+1yr	TMR+2yrs	TMR+3yrs
design guidelines defined	design rules defined cell image and power grid decided	library design finalized design flow qualified	production tapeouts ramp volume		
technology elements defined	integrated process running			match chip yield of previous node	mature yield
extrapolated litho models	litho models calibrated to development tool	development litho + etch models first CMP models			

T-2 T-1 T+

.....repeat on a 2 year cycle, doubling density every node

TMR = Technology Manufacturing Readiness

**blue = DfM opportunities** 



complex rules that change	T-2 T-1 T+ IBN
---------------------------	----------------

**Metal Width Variability** 





minimum space as a function of drawn width and neighboring width



non-monotonic behavior of OAI + SRAF causes annoyingly complex design rules

changes in the process (e.g. print bias due to etch optimization) and improvements in model accuracy make optimized design rules a moving target

#### complex rules challenge logistics

T-2 –

**T-1** 

T+

Rule to enforce forbidden pitch in via layout



Inverse lithography as a DFM tool: accelerating design rule development with model-based assist feature placement, fast optical proximity correction and lithographic hotspot detection, Steve Prins, et al. Proc. SPIE 6925, 69250E (2008)

**T-2** 

T-1

IBM





2 contact arrays at k<sub>1</sub>= .7





double patterning with effective k<sub>1</sub>= .35

T+



#### color'ability of double expose





Layout topology conflicts are very similar to alternating PSM: complex and non-local extend across cell boundaries 'T' error impossible to capture with reasonably aggressive conventional rules 'odd-even' problem can cross error cell-boundaries 12 DfM @ IBM



#### conservative design rule:

**T-2** 

too many contacts at minimum space

T+

**T-1** 

misaligned contact at minimum space





intermediate small space between contacts



**T-2** 

**T-1** 

T+

#### **Challenge:**

- working with a partial set of partially accurate models
- process being modeled keeps changing
- rules have to be conservative enough to maintain a practical design flow
- rules have to be conservative enough to account for worst layout case

#### Not an option:

• freeze process earlier to build more accurate models for aggressive rules

#### Possible options:

- coarse grid design rules enforce coarser design rule decisions
- maintain flexibility to adjust detailed rules as process becomes clearer



Even very fundamental topology decisions require accurate physical and electrical models Outcome: compromised layout derived from in-depth engineering discussions (or: follow 'customer is always right' principle and hope for the best)



#### **DfM in library optimization**



**T-2** 

**T-1** 

- + process maturing and stabilizing, litho models adequately accurate
- + automatic layout optimization tools demonstrated to work reliably
- litho models alone can not capture variety of yield risks as well as recommended rules
- characterization and quantification of r-rules carried over from previous node
- at this point layouts are largely finalized and leave little room for optimization

T+

#### DfM in routing optimization

• router generated 'hotspots' do exist

**T-2** 

• on rare occasion, they make it past the fab's litho checks

**T-1** 

T+



Full process-window modeling of full chips during routing is runtime prohibitive. Speed-ups based on pre-filtering followed by local modeling proven functional. Further development needed to reduce reliance on accurate 'seeding' of the filter. Extension to other process phenomena and fail mechanisms remains a challenge.

**T-2** 

— T-1

T+

# 59:0.J 17

#### post-routing redundant via insertion

#### post place&route chip optimization:

+ doesn't require changes in existing design tools (optimized for runtime, quality, ease-of-use)

+ can react to late changes in design and/or process

#### DfM in timing/sign-off

**T-2** 

**T-1** 

T+



SPIE DfM'09: Hotspot Detection and Design Recommendation Using Silicon Calibrated CMP Model, Chartered Semiconductor Manufacturing Ltd, Singapore, IBM, NY, USA Freescale, Austin, TX, USA, Cadence Design Systems, San Jose, CA, USA



	Demonstrated Solution	Value Example
Cell/IP	<ul> <li>a. automatic layout optimization for rules and models</li> <li>b. litho-aware extraction</li> </ul>	<ul> <li>a. 10% reduction in gate width variation</li> <li>b. identifies sensitivities</li> </ul>
Place	a. CAA aware cell-swapping	a. complex CLY vs PLY tradeoffs
Route	a. rules-optimized routing/cleanup b. auto litho hotspot elimination	a. 2% yield increase in 130nm b. reduction in hotspots
Timing	<ul> <li>a. fill-aware timing</li> <li>b. CMP-aware timing</li> <li>c. statistical static timing analysis</li> <li>d. spatial correlation timing</li> </ul>	<ul> <li>a. impact varies (a lot)</li> <li>b. 1% delay reduction</li> <li>c. 2% margin reduction 2% yield improvement</li> <li>d. 5% performance increase</li> </ul>
post- Design	a. power/performance gate biasing	a. 20% leakage reduction (90nm)

AMD, ARM, Chartered, Freescale, IBM, Infineon, Samsung, Sony, Toshiba

Incremental yield improvements from DfM are very expensive to quantify.

SPIE's Design for Manufacturability through Design-Process Integration II, 6925-1

#### Manufacturing for Designability





power, density, performance, area

Examples of MfD:

- dose-mapper
- fill optimization for RTA
- electrically-driven OPC

#### MfD: Dosemapper





model predicts that 8nm width variation necessary to cause 21% electrical variation

Improving the power-performance of multicore processors through optimization of lithography and thermal processing, A. H. Gabor, T. Brunner, S. Bukofsky, S. Butt, F. Clougherty, S. Deshpande, T. Faure, O. Gluschenkov, K. Greene, J. Johnson, N Le, P. Lindo, A. P. Mahorowala, H-J. Nam, D. Onsongo, D. Poindexter, J. Rankin, N. Rohrer, S. Stiffler, A. Thomas, and H. Utomo, Proc. SPIE 6521, 65210K (2007)

#### **MfD: Dosemapper**



## original (POR) - flat - smile across field dose control across field line-width distribution 5 Delta from Nominal Final CD (nm) 2.5 0 **10000 15000 200 0** 25000 5000 Exposure Slit -2.5 -5 Position Along Scan Axis (um)

Improving the power-performance of multicore processors through optimization of lithography and thermal processing, A. H. Gabor, T. Brunner, S. Bukofsky, S. Butt, F. Clougherty, S. Deshpande, T. Faure, O. Gluschenkov, K. Greene, J. Johnson, N Le, P. Lindo, A. P. Mahorowala, H-J. Nam, D. Onsongo, D. Poindexter, J. Rankin, N. Rohrer, S. Stiffler, A. Thomas, and H. Utomo, Proc. SPIE 6521, 65210K (2007)

#### MfD: Dosemapper





Improving the power-performance of multicore processors through optimization of lithography and thermal processing, A. H. Gabor, T. Brunner, S. Bukofsky, S. Butt, F. Clougherty, S. Deshpande, T. Faure, O. Gluschenkov, K. Greene, J. Johnson, N Le, P. Lindo, A. P. Mahorowala, H-J. Nam, D. Onsongo, D. Poindexter, J. Rankin, N. Rohrer, S. Stiffler, A. Thomas, and H. Utomo, Proc. SPIE 6521, 65210K (2007)



Rapid thermal anneal is used to drive dopants under the poly gate to reduce the effective channel length of the device.

A flash of infrared light is used to uniformly and quickly heat the wafer.

Reflectivity changes affect temperature uniformity.







#### MfD: Rapid Thermal Anneal optimization



% delay from each field's nominal delay

#### Original RTA process and fill

**Optimized RTA process and fill** 



## physical goal: achieve uniform pattern density on diffusion and poly design intent: minimize delay variation

Improving the power-performance of multicore processors through optimization of lithography and thermal processing, A. H. Gabor, T. Brunner, S. Bukofsky, S. Butt, F. Clougherty, S. Deshpande, T. Faure, O. Gluschenkov, K. Greene, J. Johnson, N Le, P. Lindo, A. P. Mahorowala, H-J. Nam, D. Onsongo, D. Poindexter, J. Rankin, N. Rohrer, S. Stiffler, A. Thomas, and H. Utomo, Proc. SPIE 6521, 65210K (2007)



5% improvement in timing accuracy over conventional OPC algorithms 50% reduction in the number of mask vertices on gate regions



Electrically driven optical proximity correction, Shayak Banerjee, Praveen Elakkumanan, Lars W. Liebmann, James A. Culp, and Michael Orshansky, Proc. SPIE 6925



#### Advantage of MfD (vs DfM)

- feeds information forward in time!
- preserves the fab's need to tweak the process (some MfD may be a patch)
- centralizes the computational resources

#### **Challenges with MfD**

- correctly inferring 'design intent'
- preserving/improving CLY while improving PLY
- risk of introducing yield issues with data-prep challenges

#### **Outlook for future nodes**

drive for more synergistic optimization of DfM and MfD

IRM		_	
	_	_	
<u> </u>		_	
	_		

Incomplete set of process models.

Empirical models lack predictability.

Even for accurate process models (i.e. litho), failures are poorly modeled.

Can only feed information (design or process) forward in time.

Can only react to information at hand (e.g. pre-placement cell optimization).

Can not enforce electrical accuracy by insisting on physical accuracy.

Full system-level design-process co-optimization will require leaps in computational efficiency.

#### **Tactical Solution: RDR**

contour-based extraction including: dose, focus,

mask size, and OL variation



#### pdBrix value proposition:

DfM @ IBM

31

© 2009 IBM Corporation Lars Liebmann

	_	
	_	
_		

Industry is in dire need of design-technology co-optimization. Current DfM proposals fundamentally can't work. Industry is in no position to invent revolutionary DfM.

If we continue to try to milk established solutions we will fail.

Industry-Academia collaborations are in the best position to seed innovation.

Discuss these views, brainstorm on potential solutions, do the research.

Benefit: there may still be a Semiconductor industry to graduate into.



#### **DfM Dichotomy**

Early in the process-technology development cycle:

processes are unstable, empirical models (and r-rules) are inaccurate, new layout sensitivities are unknown

Late in the process-technology development cycle:

layout optimization is constrained by the need to preserve timing, full-chip correction is constrained by computational resources

#### **Tactical Solutions:**

• rely on the close collaboration between design, process, and device engineers

- expand the use of 'design-aware manufacturing'
- enforce highly regularized layouts that allow comprehensive process optimization

#### **Research Opportunity:**

broader set of computationally efficient predictive process models

• design flows that allow dynamic physical-electrical co-optimization